This is the Multiple Choice Questions Part 3 of the Series in Computer Fundamentals as one of the Electronics Engineering topic. In Preparation for the ECE Board Exam make sure to expose yourself and familiarize in each and every questions compiled here taken from various sources including but not limited to past Board Exam Questions in Electronics Engineering field, Electronics Books, Journals and other Electronics References.
MCQ Topic Outline included in ECE Board Exam Syllabi
- MCQ in analog and Digital System
- MCQ in Binary Number System
- MCQ in Boolean Algebra
- MCQ in Mathematical Logic and Switching Networks
- MCQ in Basic digital Circuits (logic gates, flip-flops, multivibrators, etc)
- MCQ in Static and dynamic Memory Devices
- MCQ in Programming and Machine Languages
- MCQ in Information and Acquisition Processing
- MCQ in Analog / Digital Conversion
- MCQ in Computer Networking
Continue Practice Exam Test Questions Part 3 of the Series
⇐ MCQ in Computer Fundamentals Part 2 | ECE Board Exam
Choose the letter of the best answer in each questions.
101. Which of the following is NOT an advantage of state tables in sequential logic circuit design?
A. They are the systematic approach to a design problem
B. The number of variables is limited
C. They minimize the gating required
D. They result in synchronous circuit
Answer: Option B
Solution:
102. A situation in a system where it can never leave or progress to another state.
A. Rest
B. Hang-up state
C. No change in state
D. Toggle
Answer: Option B
Solution:
103. A diagram consisting of a set of circles, where each circle contains a number of states within it.
A. State table
B. Transition diagram
C. Karnaugh map
D. Bubble diagram
Answer: Option D
Solution:
104. A counter that counts sequentially but does not step through all possible states, it returns to zero after a particular state.
A. Ripple counter
B. Decade counter
C. Truncated counter
D. Binary counter
Answer: Option C
Solution:
105. A circuit that produces an output pulse for a fixed period of time in response to a trigger and then returns to its quiescent state.
A. Monostable circuit
B. Astable circuit
C. Bistable circuit
D. Discriminator
Answer: Option A
Solution:
106. A small change made in resistance or capacitance to time a circuit precisely.
A. Trigger
B. Tweaking
C. Bounce
D. Squeaking
Answer: Option B
Solution:
107. A square wave oscillator or clock generator
A. Astable circuit
B. Monostable circuit
C. Bistable circuit
D. Debounding circuit
Answer: Option A
Solution:
108. A circuit designed to produce a clean output in response to a switch closure.
A. Monostable circuit
B. Filter circuit
C. Attenuator
D. Debouncing circuit
Answer: Option D
Solution:
109. Duty cycle for repetitive waveform is defined as the
A. Ratio of the ON time to the total time
B. Sum of the ON time and the OFF time
C. Ratio of the OFF time to the ON time
D. Ratio of the total time to the ON time
Answer: Option A
Solution:
110. The state of a flip-flop when Q = 0 and Q’ = 1
A. Reset
B. Set
C. Trigger state
D. Tristate
Answer: Option A
Solution:
111. The state of a flip-flop when Q = 1 and Q’ = 0.
A. Reset
B. Latch
C. Set
D. Glitch
Answer: Option C
Solution:
112. A state causing the flip-flop to change or reverse its state.
A. Reset
B. Set
C. Toggle
D. Non-toggle
Answer: Option C
Solution:
113. How many flip-flops should be used to realize 32-count capacity?
A. 2
B. 4
C. 5
D. 6
Answer: Option C
Solution:
114. The time difference which results when a clock may not arrive at all flip-flops at precisely the same time.
A. Glitch
B. Spike
C. Hold
D. Clock skew
Answer: Option D
Solution:
115. A _______ condition that exists if a circuit output depends on which of two nearly simultaneous inputs arrive at a point in the circuit first.
A. glitch
B. skew
C. clear
D. race
Answer: Option D
Solution:
116. A one-input JK flip-flop is the _______ flip-flop.
A. D
B. T
C. S-R
D. C
Answer: Option B
Solution:
117. A JK flip-flop can be made to function like a T flip-flop by simply
A. connecting the J and K inputs together as one input
B. connecting J = 0 and K = 0
C. resetting all inputs of the JK
D. connecting earth ground the JK inputs
Answer: Option A
Solution:
118. The one-input RS flip-flop is the _______ flip-flop.
A. T
B. D
C. R
D. Latch
Answer: Option B
Solution:
119. Which of the following does not describe a flip-flop?
A. It is a one-bit memory device.
B. Its interval circuitry are usually symmetrical
C. It is a bistable device
D. It is equivalent to a one-shot circuit
Answer: Option D
Solution:
120. In clock circuits, SWG means
A. square wave glitches
B. standard wire gauge
C. square wave generators
D. standard wave ground
Answer: Option C
Solution:
121. An input signal that can activate or disable a gate.
A. Strobe
B. Glitch
C. Tristate
D. Wired-AND
Answer: Option A
Solution:
122. A ring counter where the output is inverted and tied back to the input
A. Shift counter
B. Decade counter
C. BCD counter
D. Johnson counter
Answer: Option D
Solution:
123. A circuit that goes through 2^n – 1 states in a random fashion.
A. Random generator
B. Pseudo-random sequence generator
C. Counting shift
D. Register
Answer: Option B
Solution:
124. An input that disables multiplexers or demultiplexers when it is HIGH.
A. Strobe
B. Keyboard
C. Decoder
D. Binary input
Answer: Option A
Solution:
125. Application of excessive current to a fuse in order to open it.
A. Shorting
B. Blowing
C. Breaking
D. Disconnecting
Answer: Option B
Solution:
126. An outstanding advantage of LCDs from LEDs.
A. LCDs are organized as a 7-segment display for numerical read out
B. LCDs can be multiplexed
C. LCDs essentially act as a capacitor and consume almost no power
D. LCDs generates light
Answer: Option C
Solution:
127. A computer language that enables Programmable Array Logic (PAL) users to generate a file that can be used to blow a PAL.
A. JEDEC
B. PALASM
C. TURBO C++
D. Visual C
Answer: Option B
Solution:
128. A type of computer bus which is bidirectional.
A. Data bus
B. Address
C. Control bus
D. Calling bus
Answer: Option A
Solution:
129. A table used by a PLD language such as PALASM, to calculate the expected outputs for a set of inputs.
A. Excitation table
B. State table
C. Simulation table
D. Truth table
Answer: Option C
Solution:
130. A programmable block of logic within a gate array, that contains a flip-flop for storage and also allows the user to specify logic functions on its inputs.
A. Programmed block
B. PLD
C. Configurable logic block
D. Block diagram
Answer: Option C
Solution:
131. This type of bus carries the memory address from the computer to the memory.
A. Data bus
B. Address bus
C. Control bus
D. Parallel bus
Answer: Option B
Solution:
132. This bus carries lines that control the operation of the memory from the microprocessor to the memory.
A. Data bus
B. Address bus
C. Control bus
D. Bus lines
Answer: Option C
Solution:
133. A register which holds the address of the word currently being accessed.
A. Hold register
B. Memory address register
C. Memory data register
D. Access register
Answer: Option B
Solution:
134. A register which holds the data being written into or read out of the addressed memory location.
A. Hold register
B. Memory data register
C. Memory address register
D. Glitch register
Answer: Option B
Solution:
135. A preproduction model of a system built for testing and debugging,
A. Wire list
B. Maybe (colloquial)
C. Prototype
D. Sample
Answer: Option C
Solution:
136. Correcting the faults in a circuit or a system.
A. Buzz-out
B. Debugging
C. Trap
D. Fault corrector
Answer: Option B
Solution:
137. There are _________ flip-flops for a 3-bit binary counter.
A. 2
B. 3
C. 4
D. 5
Answer: Option B
Solution:
138. A sequential logic circuit where the storage elements commonly used are time-delay devices (usually gates).
A. Synchronous SLC
B. Asynchronous SLC
C. Counter
D. Register
Answer: Option B
Solution:
139. A block added to the combinational logic circuit to form a sequential logic circuit is the
A. ROM
B. counter
C. clock
D. memory
Answer: Option D
Solution:
140. The state of the flip-flop before the occurrence of a clock pulse is called as its
A. present state
B. next state
C. current input
D. present output
Answer: Option A
Solution:
141. The state of the flip-flop after the occurrence of a clock pulse is called as its
A. current state
B. present state
C. next state
D. current input
Answer: Option C
Solution:
142. It is said to be a universal gate because any digital system can be implemented with it.
A. NAND
B. AND
C. OR
D. Exclusive OR
Answer: Option A
Solution:
143. A flip-flop which follows its input in the next state.
A. T
B. D
C. JK
D. RS
Answer: Option B
Solution:
144. An n-bit binary parallel adder requires ________ in its least design.
A. n half adders
B. n half subtractor
C. n full adders
D. n half subtractor and n full adder
Answer: Option C
Solution:
145. A magnitude comparator has 2^(2n) entries in the truth table where n =
A. number of inputs
B. number of comparator bits
C. number of outputs
D. number of inputs and outputs
Answer: Option B
Solution:
146. An included input terminals in a magnitude comparator IC which is significant when both inputs compared are equal is called as its
A. setting
B. cascading inputs
C. input terminals
D. address
Answer: Option B
Solution:
147. In designing a 16 x 1 multiplexer, how many selection lines are needed?
A. 2
B. 4
C. 16
D. 32
Answer: Option B
Solution:
148. If F = xy + x’y’ Boolean expression is to be implemented using decoders and OR gates, the connection involves
A. 2 to 4 line decoder with 3 OR gates
B. 3 to 8 line decoder with 2 OR gates
C. 2 to 4 line decoder with 1 OR gate
D. 3 to 8 line decoder with 4 OR gates
Answer: Option C
Solution:
149. How many AND gates and 4-bit binary adders are needed to implement a 2-bit to 3-bit binary multiplier?
A. 15 AND gates and three 4-bit binary adders
B. 2 AND gates and one 4-bit binary adder
C. 9 AND gates only
D. 6 AND gates and one 4-bit binary adder
Answer: Option D
Solution:
150. From a 3-bit binary counter design using T flip-flops, determine the number of T flip-flops needed in its circuit implementation.
A. 1
B. 2
C. 3
D. 4
Answer: Option C
Solution:
Take the Interactive Practice Quiz
Questions and Answers in Computer Fundamentals
Following is the list of multiple choice questions in this brand new series:
Complete List of MCQ in Electronics Engineering per topic
P inoyBIX educates thousands of reviewers and students a day in preparation for their board examinations. Also provides professionals with materials for their lectures and practice exams. Help me go forward with the same spirit.
“Will you subscribe today via YOUTUBE?”
TIRED OF ADS?
- Become Premium Member and experienced fewer ads to ads-free browsing.
- Full Content Access Exclusive to Premium members
- Access to PINOYBIX FREEBIES folder
- Download Reviewers and Learning Materials Free
- Download Content: You can see download/print button at the bottom of each post.
PINOYBIX FREEBIES FOR PREMIUM MEMBERSHIP:
- CIVIL ENGINEERING REVIEWER
- CIVIL SERVICE EXAM REVIEWER
- CRIMINOLOGY REVIEWER
- ELECTRONICS ENGINEERING REVIEWER (ECE/ECT)
- ELECTRICAL ENGINEERING & RME REVIEWER
- FIRE OFFICER EXAMINATION REVIEWER
- LET REVIEWER
- MASTER PLUMBER REVIEWER
- MECHANICAL ENGINEERING REVIEWER
- NAPOLCOM REVIEWER
- Additional upload reviewers and learning materials are also FREE
FOR A LIMITED TIME
If you subscribe for PREMIUM today!
You will receive an additional 1 month of Premium Membership FREE.
For Bronze Membership an additional 2 months of Premium Membership FREE.
For Silver Membership an additional 3 months of Premium Membership FREE.
For Gold Membership an additional 5 months of Premium Membership FREE.
Join the PinoyBIX community.